Digital excess loop delay compensation technique with embedded truncator for continuous-time delta–sigma modulators

نویسندگان

  • Tao He
  • Yi Zhang
  • Gabor C. Temes
چکیده

ELECT A novel implementation is proposed to relax the specifications of the internal feedback path for a continuous-time delta–sigma modulator. A truncator is embedded into the digital excess loop delay (ELD) compensation path. Thermometer-coded truncation is achieved by reordering the reference voltages of the internal quantiser. This requires only a small amount of extra digital circuitry compared to the conventional digital ELD compensation. The digital encoder controlling the digital-to-analogue converter is simple, and it only introduces a small ELD.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Time-Mode Signal Quantization for Use in Sigma-Delta Modulators

The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...

متن کامل

Excess Loop Delay compensated Electro-Mechanical Bandpass Sigma-Delta Modulator for Gyroscopes

This paper presents a new excess loop delay (ELD) compensated micro-electro-mechanical sigma-delta modulator (Σ∆M) incorporating a gyroscope in series with a second-order electrical bandpass filter. The bandpass filter is optimized for large ELDs and is realized in a feedforward structure. The Σ∆M is implemented on a field programmable gate array (FPGA) emulating continuous-time (CT) behavior i...

متن کامل

Clock Jitter and Excess Loop Delay in Continuous-Time Delta-Sigma Modulators

Continuous-time ∆Σ modulators are able to operate at higher frequencies than their discrete-time counterparts. However, they suffer more severely from non-idealities such as clock jitter and excess loop delay. The effects of these two non-idealities are explained and a continuous-time to discrete-time conversion method is presented in order to aid in the analysis of these non-idealities. Two ci...

متن کامل

Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL

A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...

متن کامل

Chip Design of a Low-Voltage Wideband Continuous-Time Sigma-Delta Modulator with DWA Technology for WiMAX Applications

This paper presents the design and experimental results of a continuous-time (CT) sigma-delta (ΣΔ) modulator with data-weighted average (DWA) technology for WiMAX applications. The proposed modulator comprises a third-order active RC loop filter, internal quantizer operating at 160 MHz and three DAC circuits. A multi-bit quantizer is used to increase resolution and multi-bit non-return-to-zero ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015